Introduction
In the past few decades, Very-Large-Scale-Integrated (VLSI) technology based on complementary metal-oxide-semiconductor (CMOS) has made great strides. Chips can now be manufactured below 90nm, and millions of gates can be integrated onto a single chip. Such an achievement is the result of the advances made in several areas, including microelectronics, computeraided design tools, manufacturing technology, etc. Since the introduction of Field-effect-transistors (FETs), microelectronics have demonstrated the ability to build extremely complex circuits at a reasonable cost. However, as we enter the nanoscale dimension, conventional CMOS begins to exhibit its limitations. As the transistor sizes continue to shrink, quantum effects will significantly affect the circuit behavior. A variety of devices have been proposed to meet the nano challenges in recent years, including quantum cellular automata (QCA) [20] , single electron tunneling (SETs) devices [13] , resonant tunneling devices (RTDs) [5] , carbon nanotubes (CNTs) [4] , etc. These devices differ from CMOS in both structure and functionality, with advantages including smaller dimensions, less power dissipation, greater performance, etc. However, the disadvantage shared by these different types of nano devices is that the output produced by the nano logic may not be as reliable as the CMOS counterpart [1] .
For nano-circuits, the uncertainty comes not only from the nano-devices but also from the sophisticated manufacturing process [1] . The inherent unreliability of nanoelectronics can significantly impact the way we design circuits. Fault-tolerant architectures may become a necessity to ensure that the underlying circuit could function properly. A number of fault-tolerant techniques has been proposed in the past, such as NAND multiplexing, N-tuple modular redundancy (NMR) and triple modular redundancy (TMR) [11] . The basic idea behind these techniques is that redundancy is added to the design to tolerate possible errors produced by defects present in the module(s). For instance, in TMR, three identical (structurally and/or functionally) modules are connected in parallel, feeding to a majority voter circuit. As a result, the TMR will significantly reduce the error probability at the primary outputs of the system. In such a TMR setup, as long as the defects in two or more modules do not simultaneously produce an error to the same module output that feeds a common voter, the architecture can guarantee a correct output. Although it will fail when multiple defects from two or more modules simultaneously propagate an error to the corresponding modules' outputs, the simplicity of TMR makes it very popular for fault-tolerant designs. TMR is already widely used in CMOS circuits when high reliability is required, such as those for aerospace applications. The simplicity and effectiveness of TMR also makes it a good choice for designing nano circuits.
While TMR brings about benefits through the redundancy it incorporates into the system, such an architecture is most effective when the defect rate is low. When the defect rate is high, the probability that multiple faults simultaneously exist in the system is significantly increased. Whenever two or more faults from different modules in the TMR propagate their effects to a common voter output, an error will be produced. In general, high levels of redundancy in a circuit makes single faults in each module untestable. For example, in TMR, if there is only one single stuck-at-fault in a module, the erroneous outputs caused by this fault are masked by other fault-free modules. In [19] , a testing strategy and test pattern generation algorithm is proposed for testing each module in a classical CMOS-based TMR system, where the primary inputs (PIs) for each module are assumed to be replicated and fully controllable. In other words, the inputs to the three modules are not tied together during testing, and each module in the system is tested separately by assigning different input patterns at corresponding module inputs.
The underlying assumption in [19] is that any fault present in any module is regarded as making the entire system defective. This is no longer true for the nanoscale circuits. After fabrication of the nano-circuit, the intrinsic reliability of each module in the system is reduced and can no longer be ignored. If the inputs to each module are considered to be independent and each module is tested separately, there could be a significant yield loss since each nano-module is unreliable. For instance, considering in a hierarchical fault-tolerant system, where the components are constructed with the TMR setup, a significant portion of the components will be identified as defective if the three modules inside each component are tested independently. But in reality these components can constitute a robust system collectively. Therefore, for nano-circuits it is required that the nano-circuit must be tested as a single entity. In other words, we have to test the function of nano-circuits together with their fault-tolerant architecture in tact. This fundamental difference is shown in Figure 1 . In this paper we address how to test such a Nano-TMR setup as entity efficiently.
Because of the simplicity and capability that it can capture many complex defects, the stuck-at fault model is still widely used to model permanent defects in nano-circuit testing [18] [21] . In nano-circuits, however, instead of targeting only single faults, multiple faults must be considered. Moreover, targeting all possible multiple faults may be computationally infeasible; thus, an efficient framework is needed to capture the permanent defects in these designs. In this paper, we propose a new "bilateral testing" to target permanent defects in TMR-based nano circuits. In addition, a new automatic test pattern generation (ATPG) algorithm is proposed which treats the TMR-based nano circuit as a single entity. New types of guidance are proposed for the ATPG to reduce the computational complexity, as an enormous number of bilateral stuck-at faults need to be considered. Under this new testing framework and ATPG, we can successfully and effectively test TMR-based nano circuits where multiple faults are present across different nano-modules. Experimental results demonstrated that the bilateral testing can capture significantly more faults than conventional single stuck-at fault testing.
The remainder of the paper is organized as follows: The next section describes our problem definition. Section 3 describes the new ATPG algorithm. Section 4 presents the experimental results. We conclude our work in Section 5.
Fault Model
In this paper we assume the underlying fault-tolerant architecture is the triple modular redundancy (TMR) architecture. Our TMR-based formulation can be extended to the more generalized NMR, and the extension is briefly discussed in Section 3.3.
In TMR-based nano circuits, three independent, functionally-identical modules feed a majority voter. We assume that all modules are also structurally identical in this paper for simplicity. However, the proposed testing method also applies to the case where the modules are not structurally equivalent, and the ATPG algorithm can be modified slightly to handle the case.
We focus primarily on testing of the permanent defects in TMR-based nano circuits. In the presence of permanent defects, the degree of fault tolerance of the system may be reduced, thereby rendering the system more vulnerable to transient faults. However, the targeting of transient faults is beyond the scope of this paper, and we focus only on multiple permanent defects in the system, which could be prevalent in nano-scale designs. Because of the redundancy it is more difficult to detect those permanent defects in TMR-based nano circuits. Generally we must compute test vectors that most likely will fail the circuit. In order to find such a test set, a new testing framework is presented in this section, where the three modules of the TMR system are tested as an entity.
The bilateral fault model
Since we cannot simply target single stuck-at faults in a TMR setting, a new fault model is needed for this challenging problem. When two or more stuck-at faults are present in different modules, where the faults are sensitized to at least one common output-pair, an erroneous output value will be produced at the TMR voter output. Note that three faults spanning across three modules can be mapped onto a combination of two-fault scenarios. Therefore, without loss of generality, only two faults (fault pairs) spanning two modules need to be considered. Any test vector that can detect a target fault-pair that spans across two modules is guaranteed to cover the situation with three faults, where the fault-pair makes up two of the three faults. Permanent faults in such TMR-based designs are thus modeled as those distributed in two of the three modules. Definition 1. P k is the set of all single stuck-at faults in module k (k = 1, 2, 3) of a TMR system. R is the set of all fault pairs, {< f i , f j > |f i ∈ P x , f j ∈ P y }. If x = y, then R is defined as the set of bilateral fault pairs. If x = y, then R is the set of unilateral fault pairs.
From the above definition, (f i , f j ) is called a bilateral fault pair when these two faults come from different modules. We will call it simply as "bilateral fault" for short. On the other hand, if both faults occur within the same module, they form a unilateral fault. The TMR-based nano testing problem then becomes the testing of the bilateral faults in the system.
If each module in a TMR-based nano circuit contains n uncollapsed stuck-at faults, there would be a total of 3n single stuck-at faults, excluding voter faults and those associated with the interconnects. The total number of fault pairs is then 3n × (3n − 1) across the three modules. Among these, we know that there exist n × (n − 1) unilateral faults for each of the 3 modules, so the total number of unilateral faults is 3n × (n − 1). Subsequently, the number of bilateral faults can be computed by eliminating the unilateral faults from the entire set of fault pairs. This results in 6n 2 bilateral faults. Given the fact that there are six permutations for module pairs and only one permutation needs to be considered, the number of bilateral faults actually is simply n 2 . Among these bilateral faults, (f i , f j ) is equivalent to (f j , f i ), so we can eliminate n(n − 1)/2 bilateral faults further, leaving us with only n(n + 1)/2 bilateral faults, as shown in Equation (1). For example, suppose n = 3, then for two modules with fault sets P 1 and P 2 , the set of bilateral faults {(f i ∈ P 1 , f j ∈ P 2 )} would consist of the following 6 faults:
From Equation (1) we observe that the total number of bilateral faults we need to consider is quadratic to the number of single stuck-at faults in a single module. Therefore, the computational complexity for considering bilateral faults is also higher compared to single stuck-at faults in conventional CMOS circuits.
Obviously not every bilateral fault is able to produce an error at the TMR output. For instance, consider a bilateral fault (f i , f j ), let O i be the set of outputs in the output-cone of f i , and let O j be the set of outputs in the output-cone of
to which the two components can propagate is called a "common output pair." Note that even if O i ∩ O j = ∅, this bilateral fault may still be undetectable, since it may not be possible to sensitize f i in one module and sensitize f j in another module to a common output-pair simultaneously. Thus, only those excitable bilateral faults whose fault-effects can be propagated to at least one common output-pair are testable. Because f i and f j of a bilateral fault reside in two different modules, they will never mask each other. This is due to the fact that for both f i and f j to be detected by the same vector, the fault-free values produced at each of the module outputs must be the same. Therefore, the fault effects observed at the module outputs will have the same polarity.
Additional bilateral fault collapsing
Fault collapsing using fault equivalence and dominance relationships is a technique to further reduce the number of faults. In the bilateral fault model, equivalent and dominant relationships hold in a similar manner as in other fault models.
It should be noted that the two components in a bilateral fault can be represented separately as two stuck-at faults. For example, consider a bilateral fault α with the two components (a, b). T a represents the set of all the input patterns that can detect a in one module, and f a is the boolean function of the module in the presence of fault a.
Based on the theories developed for the single stuck-at fault model, two stuck-at faults, a and b, are said to be equivalent (a ≡ b) if and only if f a ≡ f b for all input patterns [15] . Similarly, a dominates b if and only if
is the Boolean function of module 1 in the presence of fault a under input pattern V , and f b (V ) is the Boolean function of module 2 in the presence of fault b under the same input vector V . The exclusive NOR operator filters out those opposing output values between f a and f b , making f α (V ) to be true only for those output values that will affect some common output pairs.
Definition 2. Two bilateral faults α and β are equivalent iff f α (V ) ≡ f β (V ) for every input pattern V . Definition 3. Given two bilateral faults α and β, T α and T β denote the corresponding sets of all input patterns that can detect α and β, respectively.
α is called the dominator while β is called the dominatee. The dominance relationship directly implies the following two assertions: (1) if α is untestable, then β is definitely untestable; (2) if β is detected by input pattern V , then α will also be detected by this input pattern V . 
Proof. We prove this by contradiction. Suppose there exists an input pattern
The other five conditions can be proved following a similar manner.
Similar to Theorem 1, the condition for bilateral fault dominance is sufficient, but not necessary. Theorem 1 points out a fact that the bilateral faults can be built from the equivalent collapsed stuck-at fault list, instead of from an uncollapsed stuck-at fault list. Consequently, the size of the collapsed bilateral fault list can be reduced at the same rate as the stuck-at faults. The fault list used in our experiments were generated using this method.
Collapsing based on fault-dominance is much harder for bilateral faults than for stuck-at faults. Because of the existence of two components in bilateral faults, the dominant relationships between bilateral faults cannot be easily identified simply through the structural information as in the stuck-at fault model. Some approaches have been reported to identify fault dominance relations in stuck-at faults by fault-effect propagation [14] and other techniques [2] [16] . While these schemes can be mapped onto the bilateral fault model, the huge number of bilateral faults makes such techniques infeasible. Instead, Theorem 2 provides an efficient and simple way to quickly identify a subset of dominant faults. For example, during test generation, whenever a fault is identified untestable, Theorem 2 can be applied to mark the dominatees of this fault. These marked faults can be safely concluded as untestable and need not be considered further. A distinguishable fault pair is a term commonly used in fault diagnosis [9] . For a given fault pair, if there exists a test vector under which the fault pair can produce different faulty outputs, this pair is said to be distinguishable. If both faults in the pair produce exactly the same set of outputs under every possible vector, then this fault-pair would be indistinguishable. Various techniques have been proposed to identify distinguishable fault pairs [3, 10] . However, in testing TMR-based nano circuits, if f i and f j of a bilateral fault propagate to the same output-pair(s), this bilateral fault is testable. Furthermore, in the case where both faults of a distinguishable fault pair propagate to completely different sets of primary outputs, the corresponding pair in a bilateral fault would be untestable. Therefore, distinguishability of a fault pair (f i , f j ) does not imply detectability of the bilateral fault composed of f i and f j in two different modules. In other words, the relationship between a distinguishable fault pair and a bilateral fault is neither complementary nor supplementary. Figure 2 compares the three scenarios and shows they are essentially different. The top portion of the figure illustrate the diagnosability of the fault pair (f i , f j ), while the lower portions of the figure illustrate the detectability of bilateral fault (f i , f j ). For instance, in part (a) of the figure, if a fault pair f 1 and f 2 propagate to completely different outputs, they are distinguishable. In contrast, a bilateral fault pair consisting of (f i , f j ) is undetectable because the two faults do not have a common output-pair. The other two scenarios are shown in part (b) and part (c) of the figure.
Bilateral fault vs. distinguishable fault pair

Automatic Test Pattern Generation
Motivation for a new ATPG
Given a TMR-based nano circuit and a bilateral fault, the ATPG needs to generate an input vector that can detect the bilateral fault to at least one majority voter output. Besides the fact that the number of bilateral faults is proportional to n 2 , another important observation of this problem is that the percentage of untestable bilateral faults could be significant.
Before we start to build a new ATPG engine, we first set up some experiments to see whether tests generated from an existing ATPG can fulfill our needs. For example, would a test vector obtained by single stuck-at ATPG for one fault f i in a module incidentally excite another fault f j in another module such that the fault effects of f i and f j propagate to at least one common output? What we observed was that the bilateral fault coverage achieved via only stuck-at vectors was very low. In addition, such a setup cannot prove any untestable bilateral faults, which could be significant in the TMR-based nano circuit. We repeated the experiment using random vectors, and the results are also unsatisfactory. Details of the experimental results are reported later in Section 4.
The Bilateral ATPG algorithm
The ATPG algorithm for bilateral faults is built on a skeleton that makes decisions only on primary inputs similar to PODEM [7] , and backtrace on multiple objectives similar to FAN [6] , in addition to other optimizations that are specific to bilateral faults. It is called NANO ATPG in this paper.
Early detection of conflicts
In order to enhance the performance of the NANO ATPG, early detection of any potential conflict that could arise in the search is critical. In contrast to conventional single stuck-at fault ATPGs, where conflicts generally arise due to a failure to excite the fault or the D-frontier becomes empty, the conflicts in the bilateral-fault ATPG most likely arise at much deeper decision levels due to a third scenario: the null intersection of the cones corresponding to the two D-frontiers of f i and f j in a bilateral fault. In other words, when the two components of a bilateral fault are first excited, the fanout cones corresponding to the respective D-frontiers often overlap, indicating that there is a chance for some fault-effects to propagate to at least one common output-pair. As the search progresses and the D-frontiers move closer to the modules' outputs, the corresponding fanout cones of the D-frontiers shrink, which lead to a reduced chance that the two faults can be sensitized to a common output.
The basic method for early detection of conflicts is cone intersection of fault-effects. Let C 1 be the fanout cone corresponding to the D-frontier of the first component of a bilateral fault. Likewise, let C 2 be the fanout cone for the D-frontier for the second component for the same bilateral fault. If C 1 C 2 = ∅, this bilateral fault would be untestable. Note that if the D-frontiers contain many fault effects, care must be taken to select the fault-effects in the D-frontiers such that they share a common sensitized primary output. This leads to our proposed objective-pair selection. If the intersection of C 1 and C 2 is empty, this fault-effect pair cannot be selected as the objective-pair for the next decision. So whenever we pick an objectivepair, the intersection of their fanout cones is first checked. If there does not exist any objective-pair that qualifies this condition, a backtrack is enforced.
To reduce the cost of intersection computation, we only store the reachable primary outputs (CPO) rather than the complete fanout cone. A D-Frontier's CPO set contains all the POs reachable from this D-Frontier and the parities of each PO. Because the fault-free values of two modules are always the same for a given input vector, any fault effect for an excited fault must also have the same parity. As a result, the intersection operation eliminates any module output-pairs with opposite parity.
Test Pattern generation
At each stage an objective pair is selected based on the preceding discussion and a new decision is made on the backtrace of objective-pair. The objective pair could be a pair of unexcited faults, a pair of D-frontiers, or other combinations, which depends on the current conditions of the two components in the bilateral fault. When multiple objective-pairs satisfy the intersection constraints, the pair with the highest pairwise observability is selected. The pairwise observability is defined as the intersection set size of two D-frontier's CP O. The controllability computed by SCOAP [8] AND f2 excited) forall the pairs between f1 and the fault effects of f2 with nonempty CPO intersection return one pair with the highest observability if (f1 excited AND f2 unexcited) forall the pairs between f2 and the fault effects of f1 with nonempty CPO intersection return one pair with the highest observability if (f1 excited AND f2 excited) forall the pairs between the fault effects of f1 and f2 with nonempty CPO intersection return one pair with the highest observability return FAIL;//no qualified pair }
Higher order MR systems
The bilateral fault model and the NANO ATPG algorithm can be extended to handle fault-tolerant systems that involve more than three modules. In an NMR system with N > 3, a similar multi-lateral fault model can be defined. For example, in a 5-MR system, a trilateral fault can be defined as three stuck-at faults in three different modules. If these stuck-at faults can be excited and propagated to an output-triple, this trilateral fault would be detected at the voter output. The corresponding ATPG algorithm will be more complex than the bilateral case because the number of fanout cone intersections in ATPG increases exponentially when the number of modules increases linearly.
An alternative solution is to generate the test set for an NMR system from a TMR test set. In a 5-MR system, given a trilateral fault, a test vector can be obtained by decomposing the trilateral fault into three bilateral faults, and test vectors obtained from the three bilateral faults are merged. This approach requires the test vectors of the decomposed sub-lateral faults to be mergeable, which depends on the compatibility of the specified and unspecified bits in the test vectors.
Degree of fault tolerance and transient faults
We believe that the bilateral fault coverage inversely reveals the degree of the fault tolerance of the underlying system against faults, which provides a powerful metric for system designers. Traditionally, the degree of fault tolerance is defined as the maximum number of faults that can be tolerated in the system [12] . For instance, the degree of fault tolerance of TMR system is pessimistically set at 1, denoted as d T MR = 1. This pessimistic value indicates that "compensating module failures" (CMFs) [17] are negligible, where the compensating module failures are those fault-pairs that cannot simultaneously produce erroneous outputs. The reason the CMFs are neglected is that computing the value for CMFs is difficult, thus it pessimistically assumes that all fault-pairs can propagate an error to the voter output (i.e., no CMFs). In our context, however, such compensating module failures are exactly the untestable bilateral faults. Higher percentage of untestable bilateral faults (conversely, lower bilateral fault coverages) imply greater tolerance of errors because it is less likely that an erroneous voter output will be produced.
The underlying assumption of d T MR = 1 is widely used because the value for compensating module failures is difficult to compute. In other words, it assumes all the bilateral faults are testable (no compensating module failures). With the help of our bilateral fault model and NANO ATPG, we can compute the ratio of compensating module failures (ratio of untestable bilateral faults to all faults). Thus d T MR should be modified as:
Here U ntestable represents the percentage of untestable bilateral faults. Using Equation (2), if all bilateral faults are untestable, the degree of fault tolerance will increase to 2.0. On the other hand, if 70% of all bilateral faults are untestable, the degree of fault tolerance becomes 1.7. This allows us to quantitatively correlate the degree of fault tolerance with the percentage of untestable bilateral faults.
It is possible to develop techniques to achieve higher percentage of untestable bilateral faults without sacrificing the functionality. For instance, in a TMR system three modules can be designed in a way that they are not structurally equivalent but functionally equivalent to increase the number of untestable bilateral faults. Designing of such systems is a different topic, and thus is not addressed in this paper.
Transient faults are an important concern in fault-tolerant architecture designs. While this paper focuses primarily on permanent faults, we briefly address how the NANO ATPG can be used for assessing the tolerance of transient faults. When two transient faults occur in two different module, the tolerance of the system can be determined by treating the transients as two components of a bilateral fault. Similar to the above discussion on the degree of fault tolerance, lower bilateral fault coverage (conversely, higher percentage of untestable bilateral faults) indicates greater tolerance of transient faults by the system.
Experimental results
The NANO ATPG was implemented in C++ under the Linux operating system, running on a Pentium-4 3.2GHz PC with 1GB RAM. Both ISCAS85 and ITC99 benchmark circuits were used to build TMR systems, where each benchmark circuit is replicated three times in each system. In the ITC99 benchmark circuits, fullscan versions were used in the TMR setup. We first report the number of bilateral faults and the amount of collapsing possible by our technique for the benchmark circuits, shown in Table 1 . For each TMR built from the circuit listed in Column 1, the number of uncollapsed stuck-at faults is first reported, followed by the collapsed stuck-at faults. Next, the original number of uncollapsed bilateral faults (n(n + 1)/2) is shown, followed by the number of collapsed bilateral faults. Finally, the last column reports the ratio of the collapsed bilateral faults to the original number of bilateral faults. We can see that the number of bilateral faults is quadratic to the number of stuck-at faults. For example, in circuit C3540, there are 7080 uncollapsed and 3428 collapsed stuck-at faults. When considering n(n +1)/2 bilateral faults, there would be more than 25 million such faults. Our collapsing technique reduced this number to less than 6 million, which is only 23% of the number of original bilateral faults. This demonstrates that tremendous reduction of the fault list size is achievable through our equivalence collapsing technique. Even though much collapsing is possible, we note that even for small circuits such as C1908, the number of collapsed bilateral faults can already be more than one million.
The results of our NANO ATPG are reported in Table 2 , where the first column lists the benchmark circuit. The numbers of collapsed stuck-at faults/bilateral faults are reported in column 2 (1K denotes 1 thousand and 1M denotes 1 million). Next, the results from the single stuck-at fault ATPG are reported. The three subcolumns under "S @ ATPG" correspond to the number of vectors, bilateral fault coverage and execution times. For the execution time, both the total time and the time-per-fault are reported. The time-per-fault is calculated by dividing total execution time by the number of faults. Next, two configurations are presented in two subcolumns under "S@ ATPG + RANDOM" (random test generation). Because the random test sets are generated by adding the random test patterns into the corresponding single stuck-at fault test set, the resulting test set is a superset of "S @ ATPG" test set. The first subcolumn reports the number of vectors and the second column shows the bilateral fault coverage. Two configurations were used and are separated by '/'. Note that number of random vectors in the first configuration is twice the number of vectors generated by the NANO ATPG. This number of vectors is again doubled in the second configuration, which is used to show that random test generation may not significantly improve even with increased test set sizes. Finally, the complete evaluation of NANO ATPG is presented in the five subcolumns under "NANO ATPG". The test set size, bilateral fault coverage, fault efficiency and execution times are reported. Note that for all the experiments reported in Table 2 , NANO ATPG runs with fault dropping and a backtrack limit of 10000 is used. Fault efficiency is defined as F E = # f aults detected+# f aults untestable total number of f aults . Again, the execution time reports both total time and time-per-fault. Finally, in both S@ ATPG and random TG, fault efficiency cannot be obtained since they cannot identify untestable bilateral faults. As observed from Table 2 , the time-per-fault of NANO ATPG could be smaller than those for the S@ ATPG for large circuits, due to the new guidance proposed for bilateral faults. In addition, although the ratio of number of faults between stuck-at-fault model and bilateral fault model is increased in proportion to the circuit size, the ratio of their test sets size increases in a much smaller factor, which tells us that (i) huge number of bilateral faults can be potentially tested by a relatively small test set, and/or (ii) many bilateral faults are untestable. For example, in C6288, 41 stuck-at vectors were generated for 7744 collapsed stuck-at faults, but only 2131 vectors were generated for more than 28.50 million bilateral faults.
It can also be observed from the table that the test sets obtained using NANO ATPG are of superior quality than the single stuck-at fault ATPG as well as the random test generation in both fault coverage and fault efficiency. Again, for C6288, the stuck-at vectors could only yield a 22.90% bilateral fault coverage, S@+Random could improve this coverage to 68.14%, but our NANO ATPG raised this further to 91.86%, in addition to the capability of identifying many untestable bilateral faults. The difference between NANO ATPG and the other two ATPG methods becomes greater as the circuit size increases. For larger circuits, the single stuck-at faults test sets may be too small to yield satisfactory bilateral fault coverages, and the random vectors are ineffective. As already mentioned in Section 3, because untestable faults can be significant in the bilateral fault model, fault efficiency may be more meaningful than fault coverage. In many cases, high fault efficiencies can be achieved with the NANO ATPG algorithm within reasonable execution times.
The aborted faults are due to the limited number of backtracks. Choosing an appropriate backtrack limit is a difficult problem. Low backtrack limits hurt the quality of test sets while high backtrack limits will make the CPU time unacceptable. To make a tradeoff between computation complexity and test set quality, an adaptive technique is used in our experimental setup. First we solve ten thousand randomly chosen bilateral faults and save the test vectors as the base test set. Fault simulation is applied on the obtained test vectors to drop any bilateral faults that are incidentally detected. Next, we reduce the backtrack limit to a small number for the remaining faults, trying to identify those easy untestable faults. This is based on the assumption that the test set obtained from a small group of evenly distributed faults can detect most of the detectable bilateral faults.
For all the ten ITC99 circuits, the fault efficiency is consistently above 90 percent. 100 percent fault efficiency was achieved for five circuits, which means no bilateral fault was aborted. Due to the sheer number of bilateral faults, it is difficult to raise the fault efficiency to 100% for larger circuits as the remaining faults are often aborted. Fast untestable bilateral fault identification techniques could be explored to quickly remove any additional untestable bilateral faults, which is a potential future research topic.
Conclusion
In this paper, the challenge of testing nanoscale fault-tolerant circuits is analyzed. With the observation that only fault pairs distributed across modules in a TMR system can cause an error at the global outputs, a new bilateral fault model is proposed. Existing stuck-at fault ATPGs are shown to be insufficient to generate test vectors for the bilateral fault. A new NANO ATPG algorithm is proposed for the bilateral faults, and it generates a set of vectors that can test the TMR-based nano circuit as an entity. New types of guidance specific for bilateral faults are proposed to reduce the computational complexity. ISCAS85 and ITC99 benchmark circuits were used to validate the ATPG algorithm. Experimental results demonstrate that the proposed fault model and the ATPG algorithm accomplish the targeted goals, where the NANO ATPG could achieve a high level of fault efficiency that conventional single stuck-at ATPG could not. Future directions include fast identification of untestable bilateral faults and different learning mechanisms to guide the ATPG.
